Notice of References Cited Application/Control No. 09/819,773 Examiner Russell Frejd Applicant(s)/Patent Under Reexamination GAUTHIER ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-	,		
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı,	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

	TONZION TATZINI DOGGILLITO					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	BLAAUW et al., D. On-Chip Inductance Modeling, Proceedings of the 10th Great Lakes Symposium on VLSI, March 2000, pages 75-80.
	٧	MICHALKA, T.L. Modeling the Power Rails in Leading Edge Microprocessor Packages, 48th IEEE Electronic Components and Technology Conference, May 1998, pages 598-604.
	w	BEKER et al., B. Tradeoffs in Modeling the Response of Power Delivery Systems of High-Performance Microprocessors, IEEE Conference on Electrical Performance of Electronic Packaging, October 2000, pages 77-80.
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.